Laboratory 2

(Due date: 002/003/008: Sep. 28th, 004/011/013/016: Sep. 29th, 005: Sep. 30th, 007: Oct. 1st, 012/014: Oct. 2nd)

OBJECTIVES

- $\checkmark~$ Use the Structural Description on VHDL.
- ✓ Test arithmetic circuits on an FPGA.

VHDL CODING

✓ Refer to the <u>Tutorial: VHDL for FPGAs</u> for a list of examples.

FIRST ACTIVITY (100/100)

DESIGN PROBLEM

BCD Addition of two numbers. The operands (*A* and *B*) are 4-bit unsigned numbers represented in BCD (where only numbers from 0 to 9 are allowed). The result *S* is also represented in BCD. There is also a BCD carry out (*cout*). If any of the operands is greater than 9, the result *S* is invalid.

Example: 7 + 8 = 15. Here, cout = 1, and S = 0101 = 5.

This circuit can be built out of two 4-bit binary adders and a few logic gates as depicted in the figure \Rightarrow

✓ Operation: If $A + B > 9 \rightarrow S = 6 + Z$, *cout* = 1. Here, by adding 6, we "correct" the binary sum to make it look as BCD code. If $A + B \le 9 \rightarrow S = Z$, *cout* = 0.



• The figure below depicts the internal architecture of the 4-bit binary adder. The full adder circuit is also shown.



✓ Write the VHDL code for the BCD Adder.

- Use the Structural Description: Create a separate .vhd file for the Full Adder, the 4-bit adder, the 'CMP' block, and the top file (BCD Adder).
- \checkmark Write the VHDL testbench to test the circuit for the following cases:
 - A=0x5, B=0x8, cin=1 → cout=1, S=0100 • A=0x2, B=0x7, cin=0 → cout=0, S=1001 • A=0x9, B=0x8, cin=0 → cout=1, S=0111 • A=0x8, B=0x4, cin=1 → cout=1, S=0011 • A=0x4, B=0x6, cin=0 → cout=1, S=0000

1

- ✓ Perform <u>Functional Simulation</u> and <u>Timing Simulation</u> of your design. **Demonstrate this to your TA**.
 - <u>Functional Simulation</u>: Add the internal signals (Z, co) to the waveform view. Go to: SCOPE window: testbench \rightarrow UUT. Then go to Objects Window \rightarrow Signal(s) \rightarrow Add to Wave Window. Finally, re-run the simulation.
 - This step is extremely useful when debugging your circuit. Your circuit might be cleared of syntax errors, but there might still be errors that can be difficult to spot. By tracing the internal signals, we can determine where the error is located in the circuit.
 - ✓ For example: In this circuit, for the given set of input values, we know the expected output values and we can compute the internal signal values. Then, we compare those values with those provided by the simulation:
 - If the output s is incorrect (simulation results do not match the expected values), we then look at the value of the internal signal Z.
 - If the value of Z is correct (i.e., simulation results match the calculated values), then the error is located in the lower adder.
 - If the value of Z is incorrect, then the error is on the upper adder.
 - If the output cout is incorrect (simulation results do not match our calculated values), we then look at the value of the internal signals Z and co.
 - If the value of Z and co are correct (i.e., simulation results match our calculated values), then the error is in the CMP circuit.
 - If the value of Z or co is incorrect, then the error is on the upper adder.
 - For the following set of inputs, complete the expected values of the listed internal signals. Then, run the simulation and compare the values in the simulation waveform with the ones you computed. This will help you figure out where the errors (if any) are located at.

A	В	cin	со	Z	cout	S	
0101	1000	1			1	0100	
0010	0111	0			0	1001	

- \checkmark I/O Assignment: Generate the XDC file associated with your board.
 - Suggestion:

Board pin names	SW8	SW7	SW6	SW5	SW4	SW3	SW2	SW1	SW0	LED4	LED3	LED2	LED1	LED0
Signal names in code	cin	A ₃	\mathbb{A}_2	\mathbb{A}_1	A_0	B ₃	B_2	B_1	B ₀	cout	S ₃	S_2	S_1	S ₀

- The board pin names are used by all the listed boards (Nexys A7-50T/A7-100T, Basys 3, Nexys 4/DDR). The I/Os listed here are all active high.
- ✓ Generate and download the bitstream on the FPGA and test. Demonstrate this to your TA.
- Submit (as a .zip file) the five generated files: VHDL code (4 files), VHDL testbench, and XDC file to Moodle (an assignment will be created). DO NOT submit the whole Vivado Project.

Date: _____